Process Development Kit © 2026 iQinite Foundry Services · Home

planar

Design Rules

DRC summary and key constraints.

Rules5
Errors4
Warnings1
Waivable1
Unitsum
Engineklayout
Format1
CPW (2)
ID Summary Description Layers Check Severity Waivable
CPW_MIN_WIDTHMinimum CPW signal widthEnsure signal line width meets process minimum.signal:QM1F_cpwsigmin_width 1.0 umERRORNo
CPW_MIN_GAPMinimum CPW gapEnsure gap between signal and ground meets minimum.signal:QM1F_cpwsig
ground:QM1F_cpwgnd
min_space 1.0 umERRORNo
JJ (1)
ID Summary Description Layers Check Severity Waivable
JJ_MIN_FEATUREMinimum JJ featureMinimum linewidth for JJ patterning layers.jj:QEB_manhattanmin_width 0.2 umERRORNo
PAD (1)
ID Summary Description Layers Check Severity Waivable
PAD_MIN_SIZEMinimum pad sizeMinimum pad dimension for probing and bonding.pad:QM1F_gensigmin_size 30.0 umWARNINGYes
GLOBAL (1)
ID Summary Description Layers Check Severity Waivable
GLOBAL_NOFILL_KEEPNofill keepout from signalKeep nofill region separated from signal metal.signal:QM1F_cpwsig
nofill:QM1F_nofill
min_space 1.0 umERRORNo